Arm interview question

System Verilog