an interviewer asking me some basic ASIC questions about sta and pnr and cdc , dft power planning and cmos gate design some verilog and verification uvm and system verilog and alot of digital electronics logic gates and circuits combinational and sequential