Fairly straightforward. Most focus was on CDC analysis, System Verilog and based on my background, some questions about Formal Verification. Regarding CDC, it was the typical setup and hold violations, metastability and synchronizers.