Xilinx interview question

What is interrupt latency?