Infineon Technologies interview question

Synthesizing given verilog code into netlist/functional blocks