Xilinx interview question

Explain Hardware Interrupts and experience with cache design, cache coherence.