Cisco interview question

ASIC Design Workflow Verilog SystemVerilog